TWI796723B - Display device - Google Patents
Display device Download PDFInfo
- Publication number
- TWI796723B TWI796723B TW110124787A TW110124787A TWI796723B TW I796723 B TWI796723 B TW I796723B TW 110124787 A TW110124787 A TW 110124787A TW 110124787 A TW110124787 A TW 110124787A TW I796723 B TWI796723 B TW I796723B
- Authority
- TW
- Taiwan
- Prior art keywords
- transistor
- terminal
- emitting diode
- reset switch
- reset
- Prior art date
Links
- 239000003990 capacitor Substances 0.000 claims description 10
- 230000008878 coupling Effects 0.000 claims description 2
- 238000010168 coupling process Methods 0.000 claims description 2
- 238000005859 coupling reaction Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 10
- 230000005669 field effect Effects 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- XULSCZPZVQIMFM-IPZQJPLYSA-N odevixibat Chemical compound C12=CC(SC)=C(OCC(=O)N[C@@H](C(=O)N[C@@H](CC)C(O)=O)C=3C=CC(O)=CC=3)C=C2S(=O)(=O)NC(CCCC)(CCCC)CN1C1=CC=CC=C1 XULSCZPZVQIMFM-IPZQJPLYSA-N 0.000 description 2
- 241001270131 Agaricus moelleri Species 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
- Vehicle Body Suspensions (AREA)
- Diaphragms For Electromechanical Transducers (AREA)
- Measuring Pulse, Heart Rate, Blood Pressure Or Blood Flow (AREA)
Abstract
Description
本發明是有關於一種裝置,且特別是有關於一種顯示裝置。 The present invention relates to a device, and in particular to a display device.
現有的發光二極體顯示裝置中,畫面閃爍的問題會大幅影響使用者的觀看體驗,因此,畫面閃爍的問題是本領域所欲解決的主要問題之一。 In the existing light-emitting diode display devices, the flickering problem will greatly affect the user's viewing experience. Therefore, the flickering problem is one of the main problems to be solved in this field.
本發明提供一種顯示裝置,用以改善畫面閃爍的問題。 The invention provides a display device for improving the problem of screen flickering.
本發明的一種顯示裝置,包括以陣列形式排列的多個畫素電路。各個畫素電路包括發光二極體、驅動電路及重置開關。驅動電路耦接發光二極體,驅動電路用以驅動發光二極體發光。重置開關的第一端耦接於發光二極體與驅動電路之間的節點。在發光二極體被驅動電路驅動發光時,重置開關的第二端及第一端之間的電壓差介於預設電壓範圍內。 A display device of the present invention includes a plurality of pixel circuits arranged in an array. Each pixel circuit includes a light emitting diode, a driving circuit and a reset switch. The driving circuit is coupled to the light-emitting diode, and the driving circuit is used to drive the light-emitting diode to emit light. The first end of the reset switch is coupled to a node between the light emitting diode and the driving circuit. When the light emitting diode is driven by the driving circuit to emit light, the voltage difference between the second terminal and the first terminal of the reset switch is within a preset voltage range.
基於上述,本發明顯示裝置中的重置開關可在發光二極 體被驅動時,將電壓差保持在預設電壓範圍內,故有效改善畫面閃爍的問題。 Based on the above, the reset switch in the display device of the present invention can be in the light-emitting diode When the body is driven, the voltage difference is kept within the preset voltage range, so the problem of screen flickering is effectively improved.
1:顯示裝置 1: Display device
10、30:畫素電路 10, 30: Pixel circuit
11、31:驅動電路 11, 31: drive circuit
12、32:重置開關 12, 32: reset switch
13、33:發光二極體 13, 33: light emitting diode
B1、B2:偏壓點 B1, B2: Bias point
C1:電容 C1: capacitance
EM、EMn、EMn+1、EMn+2:激光訊號 EM, EMn, EMn+1, EMn+2: laser signal
L1、L2:曲線 L1, L2: curve
M1~M8:電晶體 M1~M8: Transistor
N1:節點 N1: node
SA、SAn、SAn+1、SAn+2:預充電訊號 SA, SAn, SAn+1, SAn+2: Precharge signal
SB、SBn、SBn+1、SBn+2:掃描訊號 SB, SBn, SBn+1, SBn+2: scan signal
SFn、SFn+1、SFn+2、SFn+3、SFn+4:時間區間 SFn, SFn+1, SFn+2, SFn+3, SFn+4: time interval
SR:重置控制訊號 SR: reset control signal
Vd:資料訊號 Vd: data signal
VR:重置電壓 VR: reset voltage
VDD、Vref1、Vref2、VSS:參考電壓 VDD, Vref1, Vref2, VSS: reference voltage
圖1為依據本發明實施例一顯示裝置的示意圖。 FIG. 1 is a schematic diagram of a display device according to an embodiment of the present invention.
圖2為圖1中的畫素電路的方塊示意圖。 FIG. 2 is a schematic block diagram of the pixel circuit in FIG. 1 .
圖3為依據本發明實施例一畫素電路的示意圖。 FIG. 3 is a schematic diagram of a pixel circuit according to an embodiment of the invention.
圖4為依據本發明實施例一重置開關的控制端與第一端間電壓差與電流的關係圖。 FIG. 4 is a graph showing the relationship between the voltage difference and the current between the control terminal and the first terminal of the reset switch according to an embodiment of the present invention.
圖5為依據本發明實施例一顯示裝置的操作波型圖。 FIG. 5 is an operation waveform diagram of a display device according to an embodiment of the present invention.
圖1為依據本發明實施例一顯示裝置1的示意圖。顯示裝置1中包含有多個畫素電路10,以陣列形式排列。大致來說,顯示裝置1中的畫素電路10可以接受激光訊號的控制,以依據資料訊號來進行顯示。更具體來說,顯示裝置1中的畫素電路10可針對顯示畫面時的畫面閃爍(flicker)問題進行改善,進而提升顯示品置以及使用者感受。
FIG. 1 is a schematic diagram of a
圖2為圖1中的畫素電路10的方塊示意圖。畫素電路10包括驅動電路11、重置開關12及發光二極體(light emitting diode,LED)13。驅動電路11可與發光二極體13串聯連接,以提供驅
動電流至發光二極體13來驅動發光二極體13發光。發光二極體13的陽極(anode)耦接驅動電路11,發光二極體13的陰極(cathode)接收參考電壓VSS(可例如為-3.3伏)。重置開關12的第一端耦接於驅動電路11與發光二極體13之間的節點N1,重置開關12的第二端接收重置電壓VR。
FIG. 2 is a schematic block diagram of the
詳細來說,重置開關12可在發光二極體13被驅動電路11驅動而發光之前的重置時間區間中,重置開關12可依據控制而導通重置開關12第一端與第二端之間的連接,以將重置電壓VR提供至發光二極體13與驅動電路11之間的節點N1。因此,重置開關12可提高驅動電路11提供至發光二極體13的驅動電流,透過以高電流進行發光二極體13的重置,針對畫素電路10整體在低灰階或黑灰階進行驅動時驅動電流過低,以及寫入時間過長的問題來有效改善。
In detail, the
通常來說,當驅動電路11是驅動發光二極體13以顯示低灰階或黑灰階的亮度時,驅動電路11所提供至發光二極體13的電流相對較小。因此,畫素電路10在顯示低灰階或黑灰階的亮度時,受到重置開關12漏電流的影響更為明顯。而透過將重置開關12第二端與第一端之間的電壓差保持在預設電壓範圍內,可藉以控制重置開關12的漏電流在預設電流範圍內,故畫素電路10在顯示低灰階或黑灰階時的閃爍問題也可被有效地改善。
Generally speaking, when the
在一些實施例中,預設電壓範圍可例如是重置開關12的第二端與第一端間的電壓差小於10伏,而預設電流範圍可例如是
重置開關12的第二端與第一端間的漏電流小於5 x 10-8安培。在一些實施例中,預設電壓範圍可例如是重置開關12的第二端與第一端間的電壓差小於0伏,而預設電流範圍可例如是重置開關12的第二端與第一端間的漏電流小於等於2 x 10-14安培。在一些實施例中,預設電壓範圍可例如是重置開關12的第二端與第一端間的電壓差小於-1.7伏,而預設電流範圍可例如是重置開關12的第二端與第一端間的漏電流小於10-14安培。在一些實施例中,預設電壓範圍可例如是重置開關的第二端與第一端間的電壓差小於5伏,而預設電流範圍可例如是重置開關12的第二端與第一端間的漏電流小於10-12安培。
In some embodiments, the preset voltage range can be, for example, the voltage difference between the second terminal of the
圖3為依據本發明實施例一畫素電路30的示意圖。在一些實施例中,畫素電路30可被應用在圖1的顯示裝置1中來進行顯示。畫素電路30包括驅動電路31、重置開關32及發光二極體33。驅動電路31與發光二極體33串聯連接,而重置開關32耦接於驅動電路31與發光二極體33之間的節點N1。
FIG. 3 is a schematic diagram of a
詳細而言,驅動電路31可包括電晶體M1~M7。在圖3的說明示例中,電晶體M1~M7為P型金氧半場效電晶體(P-type Metal-Oxide-Semiconductor Field-Effect Transistor,PMOSFET),但當然,電晶體M1~M7的任一亦可以N型金氧半場效電晶體(N-type Metal-Oxide-Semiconductor Field-Effect Transistor,NMOSFET)的替代方式實施。電晶體M1的第一端接收參考電壓VDD,電晶體M1的控制端可接收資料訊號Vd的控制。電晶體
M2的第一端耦接電晶體M1的第二端,電晶體M2的第二端耦接發光二極體33的第一端,電晶體M2的控制端接收激光訊號EM。因此,電晶體M1、M2及發光二極體33可形成串聯連接的串列,連接於參考電壓VDD、VSS之間。電晶體M1可依據資料訊號Vd來產生驅動電流,電晶體M2可依據激光訊號EM的控制,來決定是否將驅動電流提供至發光二極體33來進行發光。
In detail, the
進一步,在驅動電路31中,電晶體M3的第一端接收參考電壓Vref1,電晶體的控制端接收激光訊號EM。電晶體M4的第一端耦接電晶體M3的第二端,電晶體M4的第二端接收資料訊號Vd。電容C1的第一端耦接電晶體M3的第二端及電晶體M4的第一端,電容的第二端耦接電晶體M1的控制端。電晶體M5的第一端耦接電容的的二端及電晶體M1的控制端。電晶體M6的第一端耦接電晶體M5的第二端,電晶體M6的第二端耦接電晶體M1的第二端及電晶體M2的第一端。電晶體M7的第一端耦接電晶體M5的第二端及電晶體M6的第一端,電晶體M7的第二端接收參考電壓Vref2。並且,電晶體M7的控制端接收預充電訊號SA,電晶體M4的控制端、電晶體M5的控制端及電晶體M6的控制端接收掃描訊號SB。
Further, in the driving
如此一來,驅動電路31可依據預充電訊號SA的控制以將參考電壓Vref2提供至電晶體M5、M6之間的節點。驅動電路31並依據掃描訊號SB的控制以將參考電壓Vref2提供電晶體M1的控制端及第二端來針對電晶體M1的閥值電壓進行補償。因此,
電晶體M1可於控制端依據資料訊號Vd的控制來產生驅動電流,電晶體M2可於控制端依據激光訊號EM的控制來決定是否將驅動電流提供至發光二極體33。
In this way, the driving
重置開關32可例如為金氧半場效電晶體,在圖3以及下方的說明中,電晶體M8是以P型金氧半場效電晶體為例來進行說明,但當然,電晶體M8亦可以N型金氧半場效電晶體的替代方式實施。電晶體M8的第一端(例如為源極)耦接電晶體M2的第二端及發光二極體33的陽極,電晶體M8的第二端(例如為汲極)接收重置電壓VR,電晶體M8的控制端(例如為閘極)接收重置控制訊號SR。具體來說,重置開關32可在發光二極體31被驅動電路31驅動發光之前的重置時間區間中,依據重置控制訊號SR而導通重置開關的第一端與第二端之間的連接,以將重置電壓VR提供至發光二極體33與驅動電路31之間的節點N1。並且,在發光二極體33被驅動電路31驅動發光時,重置開關32的第二端及第一端之間的電壓差可介於預設電壓範圍內,進而控制流經重置開關32的第一端及第二端的漏電流可小於預設電流範圍。據此,畫素電路30可有效地改善畫面閃爍。
The
圖4為依據本發明實施例一重置開關32的控制端與第一端間電壓差與電流的關係圖。在圖4中是以重置開關32為P型金氧半電晶體的實施方式來進行說明。詳細來說,圖4的縱軸為流經重置開關32兩端的電流,橫軸則為重置開關32的控制端與第一端之間的電壓差,而圖4中的曲線L1、L2則為重置開關32的
第二端與第一端具有不同電壓差的情況下,所產生的電流與電壓關係圖。舉例來說,曲線L1、L2可分別繪示在重置開關32的第二端與第一端間具有8.8伏及0.1伏電壓差的情況下,隨著重置開關32的控制端與第一端之間的電壓差變化所產生的重置開關32的電流變化。
FIG. 4 is a diagram showing the relationship between the voltage difference and the current between the control terminal and the first terminal of the
在一些實施例中,在發光二極體33被驅動電路31驅動發光時,重置開關32已經完成重置操作,故重置開關32的控制端可被提供一高邏輯準位電壓(例如為5伏)而為截止(Cutoff)。同時,重置開關32的第二端可被提供低邏輯準位電壓(例如為-5伏)。如此一來,重置開關32可操作在接近曲線L2上的偏壓點B1,而流經重置開關第一端及第二端的漏電流可例如為10-14安培。
In some embodiments, when the light emitting diode 33 is driven to emit light by the driving
在一些實施例中,重置開關可例如是利用二極體耦接(diode connected)的電晶體來提供重置電壓至發光二極體的陽極。更確切來說,作為重置開關的電晶體的第一端可耦接於發光二極體的陽極,電晶體的控制端及第二端可互相耦接,並將重置控制訊號提供至電晶體的控制端。如此一來,當重置開關完成重置操作,高邏輯準位電壓(例如為5伏)被提供至電晶體的控制端以禁能時,由於電晶體的控制端及第二端互相耦接,故高邏輯準位電壓(例如為5伏)同時會被提供至電晶體的第二端,造成電晶體的第二端與第一端之間的電壓差可例如為8.8伏而操作在曲線L1上。並且,電晶體的控制端與第一端之間的電壓差也可例如為 8.8伏,因而重置開關可操作在接近偏壓點B2。如此一來,以二極體耦接的電晶體來實施的重置開關,在禁能時會具有例如為10-8安培的漏電流。 In some embodiments, the reset switch may, for example, utilize a diode connected transistor to provide a reset voltage to the anode of the LED. More precisely, the first terminal of the transistor used as a reset switch can be coupled to the anode of the light-emitting diode, and the control terminal and the second terminal of the transistor can be coupled to each other to provide a reset control signal to the electric circuit. Crystal control terminal. In this way, when the reset switch completes the reset operation and the high logic level voltage (for example, 5 volts) is provided to the control terminal of the transistor for disabling, since the control terminal and the second terminal of the transistor are coupled to each other , so a high logic level voltage (for example, 5 volts) will be provided to the second terminal of the transistor at the same time, causing the voltage difference between the second terminal and the first terminal of the transistor to be, for example, 8.8 volts to operate on the curve on L1. Moreover, the voltage difference between the control terminal and the first terminal of the transistor can also be, for example, 8.8 volts, so the reset switch can operate close to the bias point B2. Thus, a reset switch implemented as a diode-coupled transistor has a leakage current of, for example, 10 −8 A when disabled.
因此,透過在重置開關32禁能時提供低邏輯準位電壓至重置開關32的第二端,使重置開關32在禁能時,重置開關32第二端與第一端之間的電壓差可控制在預設電壓範圍內(例如是小於10伏),進而將重置開關32第一端與第二端之間的漏電流控制在預設電流範圍內(例如是小於5 x 10-8安培)。因此,畫素電路30可有效地改善畫面閃爍。
Therefore, by providing a low logic level voltage to the second terminal of the
在一些實施例中,低邏輯準位電壓可例如是低電壓值或負電壓值,使重置開關32第二端與第一端之間的電壓差可控制在小於或接近8.8伏的預設電壓範圍內,進而將重置開關32第一端與第二端之間的漏電流控制在小於10-8安培的預設電流範圍內。在一些實施例中,預設電壓範圍還可例如是小於5伏,而預設電流範圍可例如是漏電流小於10-12安培。預設電壓範圍還可例如是小於0伏,而預設電流範圍可例如是漏電流小於2 x 10-14安培。又或者是,預設電壓範圍還可例如是小於-1.7伏,而預設電流範圍可例如是漏電流小於10-14安培。
In some embodiments, the low logic level voltage can be, for example, a low voltage value or a negative voltage value, so that the voltage difference between the second terminal and the first terminal of the
雖然在圖4中是以重置開關32以P型金氧半電晶體為實施方式的重置開關32特性來進行說明,但應瞭解的是,以N型金氧半電晶體來實施的重置開關32也會具有相似的分佈特性。因此,當重置開關32是以N型金氧半電晶體來實施時,畫素電路30亦
可透過降低重置開關32被禁能時第二端及第一端之間的電壓差來縮小重置開關32的漏電流,因而改善顯示裝置畫面閃爍的問題。
Although in FIG. 4 the characteristics of the
圖5為依據本發明實施例一顯示裝置1的操作波型圖。詳細來說,圖5所繪示的操作波型圖可例如是提供至圖1的顯示裝置1,且圖1所繪示的顯示裝置1可例如是設置有圖3所繪示的畫素電路30。因此,接下來請共同參照圖1、3、5來理解下方段落關於顯示裝置1的運作說明內容。
FIG. 5 is an operation waveform diagram of a
大致來說,圖1中的顯示裝置1可具有以陣列形式排列的多個畫素電路10,顯示裝置1可以以單列或多列為一級來進行驅動,以依序控制每一級的畫素電路10掃描資料訊號並進行顯示。
Roughly speaking, the
在一實施例中,顯示裝置1中的畫素電路10可被替換為圖3的畫素電路30,且顯示裝置1可以是以單列為一級來進行驅動。因此,針對顯示裝置1中第n級的畫素電路30而言,畫素電路30可接收到預充電訊號SAn、掃描訊號SBn及激光訊號EMn的控制。針對顯示裝置1中第n+1級的畫素電路30而言,畫素電路30可接收到預充電訊號SAn+1、掃描訊號SBn+1及激光訊號EMn+1的控制,以此類推。另外,在此實施例中,第n級的畫素電路30還可接收第n+1級的預充電訊號SAn+1來做為第n級的重置控制訊號SR,且第n級的畫素電路30還可接收第n+2級的激光訊號EMn+2來作為第n級的重置電壓VR。
In one embodiment, the
詳細而言,在時間區間SFn中,當預充電訊號SAn由高 邏輯準位電壓切換至低邏輯準位電壓時,參考電壓Vref2透過電晶體M7被提供至電晶體M5的第二端及電晶體M6的第一端之間。 Specifically, in the time interval SFn, when the precharge signal SAn changes from high to When the logic level voltage is switched to a low logic level voltage, the reference voltage Vref2 is provided between the second terminal of the transistor M5 and the first terminal of the transistor M6 through the transistor M7.
接著,當掃描訊號SBn由高邏輯準位電壓切換至低邏輯準位電壓,且預充電訊號SAn還保持在低邏輯準位電壓時,資料訊號Vd透過電晶體M4被提供至電容C1的第一端,參考電壓Vref2可透過電晶體M5被提供至電容C1的第二端,參考電壓Vref2可透過電晶體M6被提供至電晶體M1的第二端。 Next, when the scan signal SBn is switched from a high logic level voltage to a low logic level voltage, and the precharge signal SAn is still kept at a low logic level voltage, the data signal Vd is provided to the first capacitor C1 through the transistor M4. The reference voltage Vref2 can be provided to the second terminal of the capacitor C1 through the transistor M5, and the reference voltage Vref2 can be provided to the second terminal of the transistor M1 through the transistor M6.
接著,當預充電訊號SAn由低邏輯準位電壓切換至高邏輯準位電壓,且掃描訊號SBn還保持在低邏輯準位電壓時,電晶體M1的控制端及第二端可形成二極體耦接的形式,且電晶體M1可被控制端的電壓導通,使參考電壓VDD透過電晶體M1來對電晶體M1的控制端進行充電,直到電晶體M1控制端與第一端之間的電壓差等於電晶體的閥值電壓為止。據此,畫素電路30可針對電晶體M1的閥值電壓儲存在電晶體的控制端及第一端之間來做補償,以消除電晶體M1特性偏移所產生的色差。
Next, when the precharge signal SAn is switched from a low logic level voltage to a high logic level voltage, and the scanning signal SBn is still kept at a low logic level voltage, the control terminal and the second terminal of the transistor M1 can form a diode coupling. connected, and the transistor M1 can be turned on by the voltage of the control terminal, so that the reference voltage VDD can charge the control terminal of the transistor M1 through the transistor M1 until the voltage difference between the control terminal and the first terminal of the transistor M1 is equal to transistor threshold voltage. Accordingly, the
接著,在時間區間SFn+1中,當掃描訊號SBn由低邏輯準位電壓切換至高邏輯準位電壓,且預充電訊號SAn+1由高邏輯準位電壓切換至低邏輯準位電壓時,畫素電路30可操作在重置時間區間P1中。由於預充電訊號SAn+1被用來作為第n級畫素電路的重置控制訊號SR,且激光訊號EMn+2被用來作為第n級的重置電壓VR,因此在重置時間區間中,畫素電路30的電晶體M8可被重置控制訊號SR導通,以將低邏輯準位電壓的激光訊號
EMn+2提供至節點N1,進而重置發光二極體33的陽極。
Next, in the time
最後,當激光訊號EMn由高邏輯準位電壓切換至低邏輯準位電壓時,畫素電路30的電晶體M2可被致能,電晶體M1依據資料訊號Vd所產生的驅動電流可被提供至發光二極體33來進行驅動。
Finally, when the laser signal EMn switches from a high logic level voltage to a low logic level voltage, the transistor M2 of the
詳細來說,當激光訊號EM為致能時,在時間區間P2中,高邏輯準位電壓(例如為5伏)的激光訊號EMn+2被作為重置電壓VR提供至重置開關32的第二端。另外,在時間區間P3中,低邏輯準位電壓(例如為-5伏)的激光訊號EMn+2被作為重置電壓VR提供至重置開關32的第二端。故在激光訊號EM為致能的大部分時間中,重置開關32的第二端與第一端之間的電壓差可為相對小,並維持在預設電壓範圍內。
In detail, when the laser signal EM is enabled, in the time interval P2, the laser signal EMn+2 with a high logic level voltage (for example, 5 volts) is provided as the reset voltage VR to the first pin of the
更確切來說,在顯示高灰階的亮度時,重置開關32的第二端可接收到激光訊號EMn+2的低邏輯準位電壓(例如是-5伏),重置開關32的第一端可由於發光二極體33導通的關係而接收到參考電壓VSS(例如是-3.3伏),故重置開關32的第二端與第一端間的電壓差可保持在例如是-1.7伏。在顯示低灰階的亮度時,重置開關32的第二端可接收到激光訊號EMn+2的低邏輯準位電壓(例如是-5伏),重置開關32的第一端可由於發光二極體33不導通的關係而接收到例如是在重置時間區間P1時所提供的激光訊號EMn+2(例如是-5伏),故重置開關32的第二端與第一端間的電壓差可保持在例如是接近0伏。
More precisely, when displaying high gray scale brightness, the second end of the
因此,在上述實施方式中,顯示裝置1可利用其他級的預充電訊號SA來做為重置控制訊號SR,並利用其他級的激光訊號EM來做為重置電壓VR,顯示裝置1可在不需要增加額外電源供應電路及接腳的情況下,節省硬體成本並同時改善閃爍問題。
Therefore, in the above embodiment, the
當然,本領域具通常知識者可依據不同的設計需求來對上述實施方式進行變更或修改。舉例來說,顯示裝置1中可利用後一級(也就是第n+1級)的掃描訊號SB來做為第n級畫素電路30的重置控制訊號SR,並不僅限於後一級(也就是第n+1級)的預充電訊號SA。或者,顯示裝置1中亦可利用其他級的激光訊號EM來作為第n級畫素電路30的重置電壓VR,並不僅限於後兩極(也就是第n+2級)的激光訊號EM。更確切來說,只要在重置時間區間P1中是低邏輯電壓準位的電訊號或是激光訊號EM,皆可被利用來作為第n級畫素電路30的重置電壓VR。或者,顯示裝置1亦可是藉由獨立的電壓源(例如是提供-3.3伏、-5伏等的直流電壓源)來作為畫素電路30的重置電壓VR。
Of course, those skilled in the art can change or modify the above-mentioned implementation according to different design requirements. For example, in the
綜上所述,本發明的顯示裝置及畫素電路可有效改善發光二極體被驅動時,重置開關的漏電流。因此,當顯示裝置或畫素電路在顯示低灰階或黑灰階的亮度時,閃爍問題可被有效改善,進而提升使用者觀看體驗及產品滿意度。 To sum up, the display device and the pixel circuit of the present invention can effectively improve the leakage current of the reset switch when the LED is driven. Therefore, when the display device or the pixel circuit displays brightness of low grayscale or black grayscale, the problem of flickering can be effectively improved, thereby improving user viewing experience and product satisfaction.
10:畫素電路 11:驅動電路 12:重置開關 13:發光二極體 N1:節點 VR:重置電壓 VSS:參考電壓 10: Pixel circuit 11: Drive circuit 12: Reset switch 13: light emitting diode N1: node VR: reset voltage VSS: reference voltage
Claims (7)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW110124787A TWI796723B (en) | 2021-07-06 | 2021-07-06 | Display device |
| CN202210016886.3A CN114220393B (en) | 2021-07-06 | 2022-01-07 | display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW110124787A TWI796723B (en) | 2021-07-06 | 2021-07-06 | Display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW202303557A TW202303557A (en) | 2023-01-16 |
| TWI796723B true TWI796723B (en) | 2023-03-21 |
Family
ID=80707940
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW110124787A TWI796723B (en) | 2021-07-06 | 2021-07-06 | Display device |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN114220393B (en) |
| TW (1) | TWI796723B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI889339B (en) * | 2024-05-14 | 2025-07-01 | 友達光電股份有限公司 | Pixel circuit and method for driving the same |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW202001846A (en) * | 2018-06-08 | 2020-01-01 | 友達光電股份有限公司 | Light-emitting diode apparatus and controlling method thereof |
| TW202115703A (en) * | 2019-10-05 | 2021-04-16 | 友達光電股份有限公司 | Pixel circuit and display device |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7649513B2 (en) * | 2005-06-25 | 2010-01-19 | Lg Display Co., Ltd | Organic light emitting diode display |
| TWI566222B (en) * | 2015-12-08 | 2017-01-11 | 友達光電股份有限公司 | Display and control method thereof |
| TWI623927B (en) * | 2017-07-20 | 2018-05-11 | 友達光電股份有限公司 | Display panel and method for driving pixel thereof |
| TWI653616B (en) * | 2018-03-06 | 2019-03-11 | 友達光電股份有限公司 | Pixel circuit |
| TWI757766B (en) * | 2020-06-16 | 2022-03-11 | 友達光電股份有限公司 | Display apparatus and pixel circuit thereof |
| TWI735338B (en) * | 2020-09-16 | 2021-08-01 | 友達光電股份有限公司 | Pixel driving circuit |
-
2021
- 2021-07-06 TW TW110124787A patent/TWI796723B/en active
-
2022
- 2022-01-07 CN CN202210016886.3A patent/CN114220393B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW202001846A (en) * | 2018-06-08 | 2020-01-01 | 友達光電股份有限公司 | Light-emitting diode apparatus and controlling method thereof |
| TW202115703A (en) * | 2019-10-05 | 2021-04-16 | 友達光電股份有限公司 | Pixel circuit and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114220393A (en) | 2022-03-22 |
| CN114220393B (en) | 2023-12-19 |
| TW202303557A (en) | 2023-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111508426B (en) | Pixel circuit, driving method thereof and display panel | |
| CN106097964B (en) | Pixel circuit, display panel, display equipment and driving method | |
| US11605344B2 (en) | Pixel circuit, display panel and driving method thereof, and display device | |
| CN102436793B (en) | Pixel circuit and driving method thereof | |
| EP3576080B1 (en) | Pixel driving circuit, pixel driving method, display panel and display device | |
| KR101411619B1 (en) | Pixel circuit and method for driving thereof, and organic light emitting display device using the same | |
| US9761169B2 (en) | Organic light-emitting diode display | |
| JP6142178B2 (en) | Display device and driving method | |
| CN105139807B (en) | A kind of pixel-driving circuit, display device and its driving method | |
| CN104050923B (en) | Pixel circuit and display device using the same | |
| US7800556B2 (en) | Organic light emitting diode display and pixel driving method thereof | |
| US20210166624A1 (en) | Pixel driver circuit, display device and pixel driving method | |
| CN115565493B (en) | A pixel driving circuit, its driving method, and a display device | |
| CN109754757B (en) | Pixel driving circuit, display device and pixel driving method | |
| CN106782304B (en) | Pixel driving circuit, pixel array, driving method and organic light-emitting display panel | |
| KR20210148475A (en) | Display device | |
| CN100461244C (en) | Image display device and driving method thereof | |
| US20060077138A1 (en) | Organic light emitting display and driving method thereof | |
| JP2017536569A (en) | Pixel circuit, driving method therefor, and organic light emitting display | |
| WO2011125105A1 (en) | Organic el display device and method for controlling same | |
| WO2016050021A1 (en) | Pixel driving circuit and driving method therefor, pixel unit, and display apparatus | |
| CN103021339B (en) | Image element circuit, display device and driving method thereof | |
| US10733941B2 (en) | Pixel and display device having the same | |
| US12223901B2 (en) | Pixel and display device including the same | |
| CN101620825A (en) | Semiconductor device |