Implementation of the Wave-U-Net for audio source separation
-
Updated
Mar 24, 2023 - Python
Implementation of the Wave-U-Net for audio source separation
Problem Agnostic Speech Encoder
Scripts for M-LARGE training and analysis
Audio input -> real-time analysis -> OSC output. Takes in real-time audio, does feature extraction using smart algorithms then sends out OSC to be used in other programs.
A deep learning framework for estimating battery State of Charge (SoC) using ultrasonic waveforms and waveform images. This repository includes spectrogram/image generation, multimodal neural network models, and evaluation tools developed at WMG in collaboration with Imperial College London.
Audio visualization tool for generating detailed spectrograms from FLAC files, featuring customizable parameters and zoom functionality for precise audio analysis
A GUI to draw your own waveform in the time or frequency domain and play with a MIDI keyboard.
Eridian to English Translator as described in Andy Weirs 'Project Hail Mary'
Pulse wave analysis and representation learning methods using FlowEHealth's patented sensing technology.
A distributed waveform separation service using Facebook's Demucs, Redis, and Min.io.
Design and simulation of 16-bit Ripple Carry and Weinberger Adders using Cadence Virtuoso. Includes full adder modeling, schematic creation, waveform analysis, and detailed delay-power comparison.
melafit: High-precision 24h melatonin profile analysis. Features bimodal skewed baseline cosine fitting (Van Someren & Nagtegaal, 2007) and a robust cost function (Gabel et al., 2017) for superior convergence, even with sparse data.
SystemVerilog RTL implementation of a 5-stage pipelined RISC-V processor with hazard detection, forwarding, stall/flush control, simulation verification, and Vivado synthesis.
Gate-level implementation of a 2-to-1 multiplexer using Verilog, complete with a testbench, truth table validation, and waveform analysis for beginners in digital logic design.
Gate-level implementation of a half-subtractor using Verilog, featuring a comprehensive testbench, truth table validation, and waveform analysis for beginners in digital design.
This repository contains a 32-bit Arithmetic Logic Unit (ALU) fully verified using a Universal Verification Methodology (UVM) environment written in SystemVerilog.
Simulate and analyze fundamental logic gates using Icarus Verilog and GTKWave. This project provides a modular Verilog implementation and a comprehensive testbench for precise validation, offering valuable insights into digital design workflows for VLSI professionals.
This project implements a basic McCulloch–Pitts artificial neuron. The current versions supports two binary inputs, a programmable threshold and inhibitory weights allowing it to emulate logic functions such as AND, OR and NOT⚡.
Python package for automatic first-arrival time picking in acoustic emission and microseismic data using AIC, STA/LTA, and energy-based methods.
Python pipeline for comparing EMRI surrogate and EOBNRv2HM gravitational wave models across extreme mass ratios. Quantifies waveform mismatch, merger-region error, and computation time. Includes diagnostics that identified a float32 precision bug in the EMRI surrogate model. Built for HPC.
Add a description, image, and links to the waveform-analysis topic page so that developers can more easily learn about it.
To associate your repository with the waveform-analysis topic, visit your repo's landing page and select "manage topics."