🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
-
Updated
Nov 5, 2022 - VHDL
🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
Ada-language framework
✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
Rust support for the open-source NEORV32 RISC-V microcontroller.
🐍 Port of MicroPython for the NEORV32 RISC-V Processor.
A XModem Bootloader for the NEORV32 CPU on the DE0-Nano board.
Delivrables and code base from a CentraleSupéléc project
SystemVerilog ASIC Portfolio: RISC-V SoC Integration, UVM Verification, AI Accelerators & DSP. Full Flow from RTL to GDSII (Cadence).
This repository consists of the implementation of various Hash functions in open source RISC-V architecture of NEORV32 soft processor as CFU instructions and as CFS CO-Processors. This exercise was made for the MSc, and the purpose was to compare the perfromance of software vs hardware acceleration.
NEORV32 port of the RISC-V Architectural Certification Tests (ACTs)
Add a description, image, and links to the neorv32 topic page so that developers can more easily learn about it.
To associate your repository with the neorv32 topic, visit your repo's landing page and select "manage topics."