|
9 | 9 |
|
10 | 10 | int uname_architecture(void) { |
11 | 11 |
|
12 | | - /* Return a sanitized enum identifying the architecture we are |
13 | | - * running on. This is based on uname(), and the user may |
14 | | - * hence control what this returns by using |
15 | | - * personality(). This puts the user in control on systems |
16 | | - * that can run binaries of multiple architectures. |
| 12 | + /* Return a sanitized enum identifying the architecture we are running on. This |
| 13 | + * is based on uname(), and the user may hence control what this returns by using |
| 14 | + * personality(). This puts the user in control on systems that can run binaries |
| 15 | + * of multiple architectures. |
17 | 16 | * |
18 | | - * We do not translate the string returned by uname() |
19 | | - * 1:1. Instead we try to clean it up and break down the |
20 | | - * confusion on x86 and arm in particular. |
| 17 | + * We do not translate the string returned by uname() 1:1. Instead we try to |
| 18 | + * clean it up and break down the confusion on x86 and arm in particular. |
21 | 19 | * |
22 | | - * We do not try to distinguish CPUs not CPU features, but |
23 | | - * actual architectures, i.e. that have genuinely different |
24 | | - * code. */ |
| 20 | + * We try to distinguish CPUs, not CPU features, i.e. actual architectures that |
| 21 | + * have genuinely different code. */ |
25 | 22 |
|
26 | 23 | static const struct { |
27 | 24 | const char *machine; |
28 | 25 | int arch; |
29 | 26 | } arch_map[] = { |
30 | | -#if defined(__x86_64__) || defined(__i386__) |
| 27 | +#if defined(__aarch64__) || defined(__arm__) |
| 28 | + { "aarch64", ARCHITECTURE_ARM64 }, |
| 29 | + { "aarch64_be", ARCHITECTURE_ARM64_BE }, |
| 30 | + { "armv8l", ARCHITECTURE_ARM }, |
| 31 | + { "armv8b", ARCHITECTURE_ARM_BE }, |
| 32 | + { "armv7ml", ARCHITECTURE_ARM }, |
| 33 | + { "armv7mb", ARCHITECTURE_ARM_BE }, |
| 34 | + { "armv7l", ARCHITECTURE_ARM }, |
| 35 | + { "armv7b", ARCHITECTURE_ARM_BE }, |
| 36 | + { "armv6l", ARCHITECTURE_ARM }, |
| 37 | + { "armv6b", ARCHITECTURE_ARM_BE }, |
| 38 | + { "armv5tl", ARCHITECTURE_ARM }, |
| 39 | + { "armv5tel", ARCHITECTURE_ARM }, |
| 40 | + { "armv5tejl", ARCHITECTURE_ARM }, |
| 41 | + { "armv5tejb", ARCHITECTURE_ARM_BE }, |
| 42 | + { "armv5teb", ARCHITECTURE_ARM_BE }, |
| 43 | + { "armv5tb", ARCHITECTURE_ARM_BE }, |
| 44 | + { "armv4tl", ARCHITECTURE_ARM }, |
| 45 | + { "armv4tb", ARCHITECTURE_ARM_BE }, |
| 46 | + { "armv4l", ARCHITECTURE_ARM }, |
| 47 | + { "armv4b", ARCHITECTURE_ARM_BE }, |
| 48 | + |
| 49 | +#elif defined(__alpha__) |
| 50 | + { "alpha" , ARCHITECTURE_ALPHA }, |
| 51 | + |
| 52 | +#elif defined(__arc__) |
| 53 | + { "arc", ARCHITECTURE_ARC }, |
| 54 | + { "arceb", ARCHITECTURE_ARC_BE }, |
| 55 | + |
| 56 | +#elif defined(__cris__) |
| 57 | + { "crisv32", ARCHITECTURE_CRIS }, |
| 58 | + |
| 59 | +#elif defined(__i386__) || defined(__x86_64__) |
31 | 60 | { "x86_64", ARCHITECTURE_X86_64 }, |
32 | 61 | { "i686", ARCHITECTURE_X86 }, |
33 | 62 | { "i586", ARCHITECTURE_X86 }, |
34 | 63 | { "i486", ARCHITECTURE_X86 }, |
35 | 64 | { "i386", ARCHITECTURE_X86 }, |
36 | | -#elif defined(__powerpc__) || defined(__powerpc64__) |
37 | | - { "ppc64", ARCHITECTURE_PPC64 }, |
38 | | - { "ppc64le", ARCHITECTURE_PPC64_LE }, |
39 | | - { "ppc", ARCHITECTURE_PPC }, |
40 | | - { "ppcle", ARCHITECTURE_PPC_LE }, |
| 65 | + |
41 | 66 | #elif defined(__ia64__) |
42 | 67 | { "ia64", ARCHITECTURE_IA64 }, |
| 68 | + |
43 | 69 | #elif defined(__hppa__) || defined(__hppa64__) |
44 | 70 | { "parisc64", ARCHITECTURE_PARISC64 }, |
45 | 71 | { "parisc", ARCHITECTURE_PARISC }, |
46 | | -#elif defined(__s390__) || defined(__s390x__) |
47 | | - { "s390x", ARCHITECTURE_S390X }, |
48 | | - { "s390", ARCHITECTURE_S390 }, |
49 | | -#elif defined(__sparc__) |
50 | | - { "sparc64", ARCHITECTURE_SPARC64 }, |
51 | | - { "sparc", ARCHITECTURE_SPARC }, |
| 72 | + |
| 73 | +#elif defined(__m68k__) |
| 74 | + { "m68k", ARCHITECTURE_M68K }, |
| 75 | + |
52 | 76 | #elif defined(__mips__) || defined(__mips64__) |
53 | 77 | { "mips64", ARCHITECTURE_MIPS64 }, |
54 | 78 | { "mips", ARCHITECTURE_MIPS }, |
55 | | -#elif defined(__alpha__) |
56 | | - { "alpha" , ARCHITECTURE_ALPHA }, |
57 | | -#elif defined(__arm__) || defined(__aarch64__) |
58 | | - { "aarch64", ARCHITECTURE_ARM64 }, |
59 | | - { "aarch64_be", ARCHITECTURE_ARM64_BE }, |
60 | | - { "armv4l", ARCHITECTURE_ARM }, |
61 | | - { "armv4b", ARCHITECTURE_ARM_BE }, |
62 | | - { "armv4tl", ARCHITECTURE_ARM }, |
63 | | - { "armv4tb", ARCHITECTURE_ARM_BE }, |
64 | | - { "armv5tl", ARCHITECTURE_ARM }, |
65 | | - { "armv5tb", ARCHITECTURE_ARM_BE }, |
66 | | - { "armv5tel", ARCHITECTURE_ARM }, |
67 | | - { "armv5teb" , ARCHITECTURE_ARM_BE }, |
68 | | - { "armv5tejl", ARCHITECTURE_ARM }, |
69 | | - { "armv5tejb", ARCHITECTURE_ARM_BE }, |
70 | | - { "armv6l", ARCHITECTURE_ARM }, |
71 | | - { "armv6b", ARCHITECTURE_ARM_BE }, |
72 | | - { "armv7l", ARCHITECTURE_ARM }, |
73 | | - { "armv7b", ARCHITECTURE_ARM_BE }, |
74 | | - { "armv7ml", ARCHITECTURE_ARM }, |
75 | | - { "armv7mb", ARCHITECTURE_ARM_BE }, |
76 | | - { "armv4l", ARCHITECTURE_ARM }, |
77 | | - { "armv4b", ARCHITECTURE_ARM_BE }, |
78 | | - { "armv4tl", ARCHITECTURE_ARM }, |
79 | | - { "armv4tb", ARCHITECTURE_ARM_BE }, |
80 | | - { "armv5tl", ARCHITECTURE_ARM }, |
81 | | - { "armv5tb", ARCHITECTURE_ARM_BE }, |
82 | | - { "armv5tel", ARCHITECTURE_ARM }, |
83 | | - { "armv5teb", ARCHITECTURE_ARM_BE }, |
84 | | - { "armv5tejl", ARCHITECTURE_ARM }, |
85 | | - { "armv5tejb", ARCHITECTURE_ARM_BE }, |
86 | | - { "armv6l", ARCHITECTURE_ARM }, |
87 | | - { "armv6b", ARCHITECTURE_ARM_BE }, |
88 | | - { "armv7l", ARCHITECTURE_ARM }, |
89 | | - { "armv7b", ARCHITECTURE_ARM_BE }, |
90 | | - { "armv7ml", ARCHITECTURE_ARM }, |
91 | | - { "armv7mb", ARCHITECTURE_ARM_BE }, |
92 | | - { "armv8l", ARCHITECTURE_ARM }, |
93 | | - { "armv8b", ARCHITECTURE_ARM_BE }, |
94 | | -#elif defined(__sh__) || defined(__sh64__) |
95 | | - { "sh5", ARCHITECTURE_SH64 }, |
96 | | - { "sh2", ARCHITECTURE_SH }, |
97 | | - { "sh2a", ARCHITECTURE_SH }, |
98 | | - { "sh3", ARCHITECTURE_SH }, |
99 | | - { "sh4", ARCHITECTURE_SH }, |
100 | | - { "sh4a", ARCHITECTURE_SH }, |
101 | | -#elif defined(__m68k__) |
102 | | - { "m68k", ARCHITECTURE_M68K }, |
103 | | -#elif defined(__tilegx__) |
104 | | - { "tilegx", ARCHITECTURE_TILEGX }, |
105 | | -#elif defined(__cris__) |
106 | | - { "crisv32", ARCHITECTURE_CRIS }, |
| 79 | + |
107 | 80 | #elif defined(__nios2__) |
108 | 81 | { "nios2", ARCHITECTURE_NIOS2 }, |
| 82 | + |
| 83 | +#elif defined(__powerpc__) || defined(__powerpc64__) |
| 84 | + { "ppc64le", ARCHITECTURE_PPC64_LE }, |
| 85 | + { "ppc64", ARCHITECTURE_PPC64 }, |
| 86 | + { "ppcle", ARCHITECTURE_PPC_LE }, |
| 87 | + { "ppc", ARCHITECTURE_PPC }, |
| 88 | + |
109 | 89 | #elif defined(__riscv) |
110 | | - { "riscv32", ARCHITECTURE_RISCV32 }, |
111 | 90 | { "riscv64", ARCHITECTURE_RISCV64 }, |
| 91 | + { "riscv32", ARCHITECTURE_RISCV32 }, |
112 | 92 | # if __SIZEOF_POINTER__ == 4 |
113 | 93 | { "riscv", ARCHITECTURE_RISCV32 }, |
114 | 94 | # elif __SIZEOF_POINTER__ == 8 |
115 | 95 | { "riscv", ARCHITECTURE_RISCV64 }, |
116 | 96 | # endif |
117 | | -#elif defined(__arc__) |
118 | | - { "arc", ARCHITECTURE_ARC }, |
119 | | - { "arceb", ARCHITECTURE_ARC_BE }, |
| 97 | + |
| 98 | +#elif defined(__s390__) || defined(__s390x__) |
| 99 | + { "s390x", ARCHITECTURE_S390X }, |
| 100 | + { "s390", ARCHITECTURE_S390 }, |
| 101 | + |
| 102 | +#elif defined(__sh__) || defined(__sh64__) |
| 103 | + { "sh5", ARCHITECTURE_SH64 }, |
| 104 | + { "sh4a", ARCHITECTURE_SH }, |
| 105 | + { "sh4", ARCHITECTURE_SH }, |
| 106 | + { "sh3", ARCHITECTURE_SH }, |
| 107 | + { "sh2a", ARCHITECTURE_SH }, |
| 108 | + { "sh2", ARCHITECTURE_SH }, |
| 109 | + |
| 110 | +#elif defined(__sparc__) |
| 111 | + { "sparc64", ARCHITECTURE_SPARC64 }, |
| 112 | + { "sparc", ARCHITECTURE_SPARC }, |
| 113 | + |
| 114 | +#elif defined(__tilegx__) |
| 115 | + { "tilegx", ARCHITECTURE_TILEGX }, |
| 116 | + |
120 | 117 | #else |
121 | 118 | # error "Please register your architecture here!" |
122 | 119 | #endif |
|
0 commit comments