Skip to content

devendra-vlsi-engineer/devendra-vlsi-engineer

Folders and files

NameName
Last commit message
Last commit date

Latest commit

Β 

History

18 Commits
Β 
Β 
Β 
Β 

Repository files navigation

Hey there, I'm Devendra πŸ‘‹

πŸ‘©β€πŸ’» About Me

I'm Devendra from Bengaluru, Karnataka. Currently, I am working at Tata Consultancy Services (TCS). I’ve recently completed an Advanced Design and Functional Verification Training. This training has enhanced my expertise in VLSI, Functional Verification, and SystemVerilog. I’m passionate about digital design and hardware verification, and I’m always looking for opportunities to learn and grow.

In my free time, I enjoy coding, re-coding, and working on personal projects to continually sharpen my skills.

  • πŸ”­ Current Focus: Functional Verification and SystemVerilog
  • πŸ“š Learning: Advanced design techniques and verification methodologies
  • ⚑ Hobbies: Coding, problem-solving, and exploring new technologies

πŸ’ͺ Languages & Tools

  • πŸ’» Verilog, SystemVerilog
  • πŸ›  ModelSim, QuestaSim
  • πŸ›  Xilinx ISE
  • πŸ“ GVim Text Editor

πŸ”₯ My Stats

streak graph

Thanks for visiting my profile!
Feel free to connect if you're into VLSI, SystemVerilog, or any related fields! 😊

About

Hey you, nice to meet you...

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published