Skip to content

Commit aba27c1

Browse files
jeplerweblate
jepler
authored and
weblate
committed
Translated using Weblate (Swedish)
Currently translated at 99.4% (776 of 780 strings) Translation: CircuitPython/main Translate-URL: https://hosted.weblate.org/projects/circuitpython/main/sv/
1 parent 6b506ab commit aba27c1

1 file changed

Lines changed: 3 additions & 3 deletions

File tree

‎locale/sv.po‎

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -6,8 +6,8 @@ msgstr ""
66
"Project-Id-Version: PACKAGE VERSION\n"
77
"Report-Msgid-Bugs-To: \n"
88
"POT-Creation-Date: 2020-08-27 11:21-0400\n"
9-
"PO-Revision-Date: 2020-08-30 18:28+0000\n"
10-
"Last-Translator: Jonny Bergdahl <jonny@bergdahl.it>\n"
9+
"PO-Revision-Date: 2020-08-30 20:02+0000\n"
10+
"Last-Translator: Jeff Epler <jepler@gmail.com>\n"
1111
"Language-Team: LANGUAGE <LL@li.org>\n"
1212
"Language: sv\n"
1313
"MIME-Version: 1.0\n"
@@ -940,7 +940,7 @@ msgstr "Ogiltig %q-pinne"
940940
#: ports/stm/common-hal/busio/I2C.c ports/stm/common-hal/busio/SPI.c
941941
#: ports/stm/common-hal/busio/UART.c ports/stm/common-hal/sdioio/SDCard.c
942942
msgid "Invalid %q pin selection"
943-
msgstr "Ogiltigt val av % q pinne"
943+
msgstr "Ogiltigt val av %q pinne"
944944

945945
#: ports/stm/common-hal/analogio/AnalogIn.c
946946
msgid "Invalid ADC Unit value"

0 commit comments

Comments
 (0)