@@ -40,23 +40,13 @@ displayio_fourwire_obj_t board_display_obj;
4040uint8_t display_init_sequence [] = {
4141 0x01 , 0 | DELAY , 150 , // SWRESET
4242 0x11 , 0 | DELAY , 255 , // SLPOUT
43- 0x36 , 1 , 0x08 , // _MADCTL top to bottom refresh in vsync aligned order.
44- // 1 clk cycle nonoverlap, 2 cycle gate rise, 3 sycle osc equalie,
45- // fix on VTL
43+ 0x36 , 1 , 0x08 , // _MADCTL bottom to top refresh in vsync aligned order.
4644 0x3a , 2 , 0x55 , 10 , // COLMOD - 16bit color
47- 0xe0 , 16 , 0x02 , 0x1c , 0x07 , 0x12 , // _GMCTRP1 Gamma
48- 0x37 , 0x32 , 0x29 , 0x2d ,
49- 0x29 , 0x25 , 0x2B , 0x39 ,
50- 0x00 , 0x01 , 0x03 , 0x10 ,
51- 0xe1 , 16 , 0x03 , 0x1d , 0x07 , 0x06 , // _GMCTRN1
52- 0x2E , 0x2C , 0x29 , 0x2D ,
53- 0x2E , 0x2E , 0x37 , 0x3F ,
54- 0x00 , 0x00 , 0x02 , 0x10 ,
5545 0x2a , 3 , 0x00 , 240 >> 8 , 240 & 0xFF , // _CASET XSTART = 0, XEND = 240
5646 0x2b , 3 , 0x00 , 320 >> 8 , 320 & 0xFF , // _RASET YSTART = 0, YEND = 320
57- 0x21 , 0 | DELAY , 10 , // _INVON
58- 0x13 , 0 | DELAY , 10 , // _NORON
59- 0x29 , 0 | DELAY , 255 , // _DISPON
47+ 0x21 , 0 | DELAY , 10 , // _INVON
48+ 0x13 , 0 | DELAY , 10 , // _NORON
49+ 0x29 , 0 | DELAY , 255 , // _DISPON
6050};
6151
6252void board_init (void ) {
0 commit comments