-
Notifications
You must be signed in to change notification settings - Fork 494
Expand file tree
/
Copy pathGPUO2FakeClasses.h
More file actions
116 lines (107 loc) · 2.42 KB
/
GPUO2FakeClasses.h
File metadata and controls
116 lines (107 loc) · 2.42 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
// Copyright CERN and copyright holders of ALICE O2. This software is
// distributed under the terms of the GNU General Public License v3 (GPL
// Version 3), copied verbatim in the file "COPYING".
//
// See http://alice-o2.web.cern.ch/license for full licensing information.
//
// In applying this license CERN does not waive the privileges and immunities
// granted to it by virtue of its status as an Intergovernmental Organization
// or submit itself to any jurisdiction.
/// \file GPUO2FakeClasses.h
/// \author David Rohr
#ifndef O2_GPU_GPUO2FAKECLASSES_H
#define O2_GPU_GPUO2FAKECLASSES_H
#include "GPUCommonDef.h"
#include "GPUDataTypes.h"
// These are some dummies of O2 classes needed by AliGPU, to be used when O2 header unavailable
namespace o2
{
namespace gpu
{
} // namespace gpu
} // namespace o2
namespace o2
{
namespace tpc
{
class Digit
{
};
struct ClusterNative {
GPUd() static float getTime() { return 0.f; }
GPUd() static float getPad() { return 0.f; }
GPUd() static int getFlags() { return 0; }
GPUd() static void setTimeFlags(float t, int f) {}
GPUd() static void setPad(float p) {}
GPUd() static void setSigmaTime(float s) {}
GPUd() static void setSigmaPad(float s) {}
unsigned char qTot, qMax;
};
struct ClusterNativeAccess {
const ClusterNative* clustersLinear;
const ClusterNative* clusters[GPUCA_NSLICES][GPUCA_ROW_COUNT];
unsigned int nClusters[GPUCA_NSLICES][GPUCA_ROW_COUNT];
unsigned int nClustersSector[GPUCA_NSLICES];
unsigned int clusterOffset[GPUCA_NSLICES][GPUCA_ROW_COUNT];
unsigned int nClustersTotal;
void setOffsetPtrs() {}
};
#ifndef __OPENCL__
struct TPCZSHDR {
static const unsigned int TPC_ZS_PAGE_SIZE = 8192;
};
#endif
} // namespace tpc
namespace base
{
struct MatBudget {
};
class MatLayerCylSet
{
};
} // namespace base
namespace trd
{
class TRDGeometryFlat
{
};
} // namespace trd
} // namespace o2
namespace GPUCA_NAMESPACE
{
namespace gpu
{
class TPCdEdxCalibrationSplines
{
};
class GPUFakeEmpty
{
};
class GPUITSFitter
{
};
class GPUTPCConvert
{
};
class GPUTPCCompression
{
public:
GPUFakeEmpty* mOutput;
};
class GPUTPCClusterFinder
{
};
struct GPUTPCCFChainContext {
};
#ifndef __OPENCL__
struct GPUParam;
class GPUTPCClusterStatistics
{
public:
void Finish() {}
void RunStatistics(const o2::tpc::ClusterNativeAccess* clustersNative, const GPUFakeEmpty* clustersCompressed, const GPUParam& param) {}
};
#endif
} // namespace gpu
} // namespace GPUCA_NAMESPACE
#endif